



UNITED STATES DEPARTMENT OF COMMERCE

Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
08/818,053	03/14/97	DEVIC	0548 VESK

GREG T. SUEOKA,
FENWICK & WEST, LLP
TWO PALO ALTO SQUARE
PALO ALTO CA 94306

LM02/1008 7

EXAMINER
TUNG, K

ART UNIT	PAPER NUMBER
2773	

DATE MAILED:

10/08/98

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Office Action Summary

Application No.

818,053

Applicant(s)

Devic

Examiner

K. Tung

Group Art Unit

2773

—The MAILING DATE of this communication appears on the cover sheet beneath the correspondence address—

Period for Response

A SHORTENED STATUTORY PERIOD FOR RESPONSE IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a response be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for response specified above is less than thirty (30) days, a response within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for response is specified above, such period shall, by default, expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to respond within the set or extended period for response will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

Status

- ☐ Responsive to communication(s) filed on 8-28-98
- ☐ This action is **FINAL**.
- ☐ Since this application is in condition for allowance except for formal matters, **prosecution as to the merits is closed** in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

Disposition of Claims

- ☒ Claim(s) 1-30 is/are pending in the application.
- Of the above claim(s) 1-9, 25-30 is/are withdrawn from consideration.
- ☐ Claim(s) _____ is/are allowed.
- ☒ Claim(s) 10-24 is/are rejected.
- ☐ Claim(s) _____ is/are objected to.
- ☐ Claim(s) _____ are subject to restriction or election requirement.

Application Papers

- ☐ See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.
- ☐ The proposed drawing correction, filed on _____ is ☐ approved ☐ disapproved.
- ☐ The drawing(s) filed on _____ is/are objected to by the Examiner.
- ☐ The specification is objected to by the Examiner.
- ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119 (a)-(d)

- ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
 - ☐ All ☐ Some* ☐ None of the CERTIFIED copies of the priority documents have been received.
 - ☐ received in Application No. (Series Code/Serial Number) _____.
 - ☐ received in this national stage application from the International Bureau (PCT Rule 1.7.2(a)).

*Certified copies not received: _____

Attachment(s)

- ☐ Information Disclosure Statement(s), PTO-1449, Paper No(s). _____
- ☒ Notice of References Cited, PTO-892
- ☐ Notice of Draftsperson's Patent Drawing Review, PTO-948
- ☐ Interview Summary, PTO-413
- ☐ Notice of Informal Patent Application, PTO-152
- ☐ Other _____

Office Action Summary

Art Unit: 2773

DETAILED ACTION

1. The corrections are required for the inconsistency in the following claims:

As per claim 14, line 4, "one of the plurality of registers in the register" is unclear as to the precise scope and meaning of the language.

As per claim 16, "the load instruction unit" lacks proper antecedent basis.

As per claim 17, "the address offsets" lacks proper antecedent basis.

As per claim 19, "the address bit shifter" lacks proper antecedent basis.

As per claim 20, "the fetch logic unit" lacks proper antecedent basis.

As per claim 21, "the partition look-up table" lacks proper antecedent basis.

Election/Restriction

2. Claims 1-9 and 25-30 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected Groups I and III, the requirement having been traversed in Paper No. 6.

3. Applicant's election with traverse of claims 10-24 in Paper No. 6 is acknowledged. The traversal is on the ground(s) that the combination and method now rely in part on the particulars of the subcombination for patentability. This is not found persuasive because the subcombination is not essential to the combination and method. As can be seen from previous mailed restriction requirement, these inventions are distinct and have acquired a separate status in the art as shown by

Art Unit: 2773

their different classification and divergent subject matter, and because the searches for the individual Groups are not coextensive, restriction for examination purposes as indicated is proper.

The requirement is still deemed proper and is therefore made **FINAL**.

4. This application contains claims 1-9 and 25-30 drawn to an invention nonelected with traverse in Paper No. 6. A complete reply to the final rejection must include cancelation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371© of this title before the invention thereof by the applicant for patent.

6. Claims 10-20 are rejected under 35 U.S.C. § 102(e) as being anticipated by Larson et al (5,793,386).

As per claim 10, Larson et al teaches a graphics system (Fig. 1) for processing parameter values of graphics primitives in a display list, the graphics system comprising a plurality of register files (Fig. 2, 150) for storing a plurality of parameter values representing graphics primitives defined in the display list; and a graphics processor (Fig. 2, 135) coupled to the plurality of register files, wherein the graphics processor generates and processes a shortened display list (col. 5, lines 48-49)

Art Unit: 2773

to enable faster processing of the graphics primitives, while maintaining the display quality of primitives displayed in a display unit. Therefore, claim 10 is anticipated by Larson et al.

As per claim 11, Larson et al teaches an instruction fetch logic unit (110) for fetching the next parameter values responsive to a graphics primitive to be displayed (col. 5, lines 25-44 and col. 6, lines 33-35).

As per claim 12, Larson et al teaches a load instruction unit (115) for storing load instructions representative of a shortened display list instruction, said load instruction comprising a plurality of data bits each of said plurality of data bits representing specific load functions to be performed by the load instruction (col. 5, line 27).

As per claim 13, Larson et al further teaches an opcode storage unit for storing opcode information responsive to each of the load instructions for determining the type of function to be performed by the graphics primitive to be rendered (col. 6, lines 45-46 and lines 65-68).

As per claim 14, Larson et al further teaches a write enable storage portion for storing write enable data for determining whether to load one of the plurality of registers in the register file (inherent by the teaching from col. 5, line 66 to col. 6, line 5).

As per claim 15, Larson et al further teaches an instruction partition portion for storing partition data for referencing the partition table to load parameter values to the referenced register (col. 2, Table I and from col. 6, line 41 to col. 8, line 18).

Art Unit: 2773

As per claim 16, Larson et al teaches a data shifter coupled to the load instruction unit for sequentially shifting data bits corresponding to a load instruction in order to write the load instructions to the register files (inherent by the re-order logic 250, col. 14, lines 57-61).

As per claim 17, Larson et al further teaches an address counter coupled to the register files for sequentially counting the address offsets of the register files locations as the load instruction data is loaded into the register files (register address generator 225).

As per claim 18, Larson et al further teaches a partition table coupled to the load instruction unit for storing the address offset bits corresponding to random register locations in the register files for the display parameter values in the display list (col. 2, Table I).

As per claim 19, Larson et al further teaches a write enable signal coupled to the address bit shifter, said write enable signal asserted high to allow the graphics processor to write the load instructions to the register files, wherein the write enable signal enables the graphics processor to randomly load register locations in the register file (inherent by the teaching of col. 5, line 66 to col. 6, line 5).

As per claim 20, Larson et al further teaches a request next parameter value signal coupled to the fetch logic unit, said request next parameter signal asserted high to allow the next parameter value in the display list to be fetched by the graphics processor (col. 6, lines 31-35).

Art Unit: 2773

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 21-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Larson et al (5,793,386).

The teachings of Larson et al are given in previous paragraph of this office action. However, Larson et al fails to explicitly teach the partition look-up table comprises 64 entries of address offsets to the register file. It would have been obvious to one of ordinary skill in the art at the time the present invention was made to implement the teachings of Larson et al because the number of entries for the table are always power of 2 and to choose 64 is merely a matter of design choice without more. Therefore, claim 21 would have been obvious.

Claim 22 further requires the 64 entries of the partition table are evenly distributed to corresponding register locations in the register file which also would have been obvious for the reason given above with respect to claim 21 in order to properly address the register files.

Claim 23 further requires each of the 64 entries of the partition table is 6 binary wide which would have been obvious in view of the 64 entries because 64 is 2 to the power of 6.

Claim 24 further requires the register file comprises 1024 entries of addresses which would have been obvious for the reasons given above with respect to claim 21.

Art Unit: 2773

Responses

9. Responses to this action should be mailed to:

**Commissioner of Patents and Trademarks
Washington, D.C. 20231.**

If applicant desires to fax a response, (703) **308-9051(52)** may be used for formal communications or (703) **305-9724** for informal or draft communications.

Please label "PROPOSED" or "DRAFT" for informal facsimile communications. For after final responses, please label "AFTER FINAL" or "EXPEDITED PROCEDURE" on the document.

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA., Sixth Floor (Receptionist).


Inquires

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Kee M. Tung** whose telephone number is (703) **305-9660**. The examiner can normally be reached on **Monday - Thursday from 7:30 am to 5:00 pm**. The examiner can also be reached on alternate **Friday**.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Matt Kim**, can be reached on (703) **305-3821**.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) **305-3800**.

September 29, 1998


Kee M. Tung
Primary Examiner
Art Unit 2773